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Abstract 
Hromkovif, J., S.A. Loikin, A.I. Rybko, A.A. Sapoienko and N.A. Skalikova, Lower bounds on the 
area complexity of Boolean circuits, Theoretical Computer Science 97 (1992) 2855300. 
The layout area of Boolean circuits is considered as a complexity measure of Boolean functions. 
Introducing the communication complexity of Boolean circuits and proving that this communica- 
tion complexity squared provides a lower bound on the area complexity, one obtains a powerful 
lower-bound technique for the area complexity of Boolean functions. Using this technique, the 
highest-known lower bound fi(ns’*) on the layout area of any Boolean circuit computing a specific 
Boolean function is improved to Q(n2). An R(n’/(log, n)‘) lower bound on the number of gates of 
planar Boolean circuits computing a specific one-output Boolean function is a direct consequence of 
this result. 
The circuit communication complexity that we introduce is related to the area of Boolean circuits 
that have all input vertices on the border of their layout, and also to the three-dimensional layout of 
Boolean circuits. 
1. Introduction 
The Boolean circuit is one of the most studied computing models in complexity 
theory (see monographs [16,14,21]). Usually, the number of gates is considered as the 
complexity (called combinational complexity) of Boolean circuits. Considering the 
approaches in the study of VLSI circuits [3, 7, 19, 201, one can easily see that layout 
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area of the circuit is a more important complexity measure from the practical 
point of view than the number of gates in the circuit. It is well known [20] that 
the layout area is more connected to the topology of circuits than to the number of 
gates in circuits. So, this is the reason to investigate the area complexity of Boolean 
circuits. 
The area complexity of Boolean circuits was already introduced and studied in 1967 
by Kravcov [9]. Albrecht [2] and Kravcov [9] have obtained the Shannon’s charac- 
terization of the area complexity of almost all Boolean functions of n variables. 
Kramer and van Leeuwen have proved that any single-output n-input Boolean 
function can be realized in area O(2”) [S]. Skalikova [17] has proved the following 
results: 
- lower bound R(n2”) and upper bound O(n2”) on the area complexity of Boolean 
circuits computing all 2” elementary conjuction of n variables; 
- lower bound Q(n2*“) and upper bound O(n2”“) on the area of Boolean circuits 
computing all 2*” Boolean functions of n variables; 
- lower bound Q(n*) and upper bound O(n*) on the area of Boolean circuits 
computing the multiplication of two binary integers of length n; 
- lower bound Q(n log, n) and upper bound O(nlog, n) on the area of Boolean 
circuits computing some specific symmetric Boolean functions. 
The highest-known lower bound fl(n3’*) on the area complexity of Boolean circuits 
computing a specific Boolean function was obtained in [18]. Skalikova studied also 
the relation between the area layout and the space layout (unbounded number of 
layers) in [18]. She proved constructively that each Boolean circuit laid out in space 
D can be laid out in area D 312 (this can be straightforwardly extended for VLSI 
circuits), and that there is no better area layout of Boolean circuits in the three- 
dimensional lattice. 
We introduce a new complexity measure called “circuit communication complex- 
ity” in order to obtain a general technique for proving lower bounds on the area 
complexity of Boolean circuits. We show that this communication complexity 
squared provides lower bounds on the area complexity of Boolean circuits. 
Using this technique, we prove a(~*) lower bound on the area complexity of a 
specific Boolean function g. Since each planar graph of n vertices can be laid out 
in a lattice of area O(n(log,n)*) [20], we obtain that this Boolean function g 
needs R(n*/(log, H)~) gates to be realized on a planar Boolean circuit. We also 
relate the circuit communication complexity to the volume complexity of the 
three-dimensional layout of Boolean circuits. We obtain the first nonlinear 
S2(n312) lower bound on the volume complexity of a specific Boolean function 
in this way. 
We conclude our contribution by showing that the communication complexity for 
VLSI [ 1,6, 151 provides direct lower bounds on our concept of circuit communication 
complexity for Boolean circuits. So, several lower bounds on the communication 
complexity for VLSI proved in [ 1, 6, 15, 201 provide lower bounds on area (volume) 
complexity of Boolean functions, too. 
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2. Communication complexity of Boolean circuits 
We introduce the communication complexity of Boolean circuits and we use it to 
obtain a quadratic lower bound on the area complexity of a specific Boolean function. 
Since Boolean circuits are a well-known computing model, we omit the formal 
definition of them (for the formal definition see, for example, [lo, 14, 16,211). For our 
purposes it is sufficient to consider the Boolean circuit computing an (n, m)-Boolean 
function from (0, l}” to 1)” as a directed, acyclic graph with n input vertices (with 
indegree 0 and outdegree at most 2), m output vertices (with outdegree 0) and 
a number of internal vertices with indegree at most 2 and outdegree at most 2. 
Each internal vertex L’ with indegree ie{ 1,2} is assigned a processor computing 
a Boolean function from (0, l}i to (0, l}. Since the Boolean circuit is an acyclic graph, 
each processor works only once during the computation of the circuit on a given 
input. 
Now, we define the circuit communication complexity as a measure of information 
flow in Boolean circuits. We call attention to the fact that our circuit communication 
complexity differs essentially from the communication complexity of unbounded 
fan-in, unbounded fan-out Boolean circuits introduced in [SJ. The communication 
complexity of an unbounded fan-in Boolean circuit B was surprisingly defined in [S] 
as a maximal information flow in B, where the maximum was taken over some cuts of 
B. The communication complexity introduced in [S] makes it possible to obtain lower 
bounds on the number of gates of unbounded fan-in, unbounded fan-out Boolean 
circuits. The circuit communication complexity introduced in this paper can be 
viewed as a minimal information flow over some cuts of a Boolean circuit. So, our 
approach for measuring the amount of information flowing in Boolean circuits is 
rather similar to the definition of communication complexity for VLSI [l&22], which 
provides a lower bound on the minimal information flow in VLSI circuits. 
Definition 2.1. Let f: {0, l}‘-+{O, l}” b e an (n, m)-Boolean function with the set of 
input variables X={xl, . . ..x.}. Let YcX. A partition TC=(X,,X~) ofX according 
to Y is a partition of X into XL and XR (X,uXR =X, XlnX,=8) such 
thatLIY1/2J<IX,nYI<rIYl/21.LetP(X,Y)={ I TC 7~ is a partition of X according 
to Y}. 
Let S be a Boolean circuit computing f Let I = {ul,. .., u,,} be the set of input 
vertices in S. We define, for a n = (X,, X,), c(S, z) as the minimal number of edges that 
have to be removed from S in order to divide S into two components such that one 
(the left) component contains exactly the input vertices corresponding to the input 
variables in XL and the other (the right) component contains the input vertices 
corresponding to the input variables in XR. 
We define the circuit communication complexity of S according to Y as 
c+S)=min{c(S, 7r) 17c~P(X, Y)}. cy(f)= min{cy(S) I S computesf} is the circuit com- 
munication complexity off according to Y. Finally, the circuit communication complex- 
ity offis c(f)=max{cy(f)I YCX}. 
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Note that c(f)<n for anyf: (0, 1)” -+{O, l}” because it is sufficient to remove the 
edges leading from some input vertices. 
Now, let us informally define the layout of Boolean circuits into the lattice. The 
formal definition can be found in [2,9, 171 and this definition is in fact the same as the 
later definition of the layout of VLSI circuits into the lattice [7, 201. 
Let G = (I’, E) be a graph with the degree of vertices bounded by 4. We say that LG is 
an embedding of G in the lattice if each square of the lattice has one of the following 
contents: 
(a) a vertex of the graph (the whole square corresponds to a vertex); 
(b) a straight line segment going in the horizontal or in the vertical direction (this 
line is a part of the layout of an edge of the graph); 
(c) a broken line entering in the lattice square in one of the two vertical (horizontal) 
directions and exiting in one of the two horizontal (vertical) directions; 
(d) a crossing of two lines, one going in the horizontal direction, the other in the 
vertical direction (this depicts the place of two crossing edges); 
(e) the empty content. 
The urea complexity of Lo, A(Lo), is the area of a minimal rectangle involving all 
nonempty squares of the lattice. The area complexity ofG, A(G) = min {A(Lo) 1 Lo is an 
embedding of G in the lattice). The area complexity ofa Boolean circuit S, A(S), is the 
area of the graph Gs representing the topology of S. The area complexity of an 
(n, m)-Booleanfunctionf; A(f)=min{A(S) 1 S computesf}. 
The aim of this section is to relate the circuit communication complexity c(f) to 
A(f) and to the classical combinational complexity of Boolean functions. Let, for 
a Boolean circuit S, C(S) denote the number of gates (vertices) of S. The combinational 
complexity of an (n, m)-Boolean function f is C(f) = min (C(S) / S computes j}. 
Note that the following straightforward propositions cannot yield a nontrivial 
lower bound for the combinational complexity of a specific Boolean function. We 
present them only in order to show some basic connections among the complexity 
measures. 
Proposition 2.2. Let f be an (n, m)-Boolean function for some positive integers n, m. Then 
C(f )>c(f )P 
Proof. Let S be a Boolean circuit computing f: We prove Proposition 2.2 by showing 
that C(S) >c(f)/2 for any S computing f: Let Y be a subset of the set of input variables 
X such that c(f) = cy( f ). Since cy( f) = min {cy(R) 1 R computes f }, the circuit S must 
have at least cr( f) edges, i.e. at least cy( f )/2 vertices (gates). 0 
Proposition 2.3. Let f be an (n, m)-Boolean function for some positive integers n, m. Then 
20/I(f) 1’2 
C(f)> 19 
( 1 
-o((Nf )“*). 
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Proof. Dunne [4] has proved that each graph G of r vertices with degree at most 4 can 
be laid out in a lattice of area 19r2/20+ O(r312). 0 
Now we present the main result of this section. 
Theorem 2.4. Let f be an (n, m)-Boolean function for some positive integers n, m. Then 
A(f)>(c(f)- 1)2. 
Proof. Let X be the set of input variables offl and let YG X be such that c(f) = cy(f). 
Let S be a Boolean circuit laid out in the lattice rectangle Ls of dimension a x b, and let 
S computef: We shall prove Theorem 2.4 by showing that A(S 1)2 for any 
S computing f: 
Let a> b. Using the following algorithm we find a line involving at most one 
single jog (see Fig. 1) that divides Ls into two parts, each having assigned between 
LI Y1/2 J and [I YI/21 input variables from Y. The algorithm finding the dividing line 
with at most one single jog starts by giving the square in the top-left corner to the left 
part of Ls and all remaining squares to the right part of Ls. The algorithm continues 
giving one square from the right part to the left part of Ls until LI Yl/2] input vertices 
that are input vertices of variables from Y are not in the left part of Ls. 
Now, it is clear that there are at least cy(f) edges of S crossing the line dividing 
Ls into two parts. This implies that (b+ 1)3cy(f). Since a> b, we have 
(a+ l)(b+ l)>(~~(f))~, i.e. A(S)=a.b3((cy(f)- 1))2. 0 
The area complexity of Boolean functions studied in the previous papers [2, 9, 17, 
IS] was considered in a slightly different way from our definition of the complexity 
measure A. The authors of [2, 9, 17, IS] required that all input and output vertices 
were laid out on the border of the lattice rectangle. So, we denote by AB(f) the B-area 
complexity ofan (n, m)-Booleanfinctionffollowing this requirement from [2,9, 17, 181. 
Clearly, AB( f) > A(f) for anyf: In what follows, we show that using the communica- 
tion complexity c(f) off we can obtain a stronger lower bound on AB(f) than 
on A(f). 
b 
a 
Fig. 1. 
290 J. HromkoviE et al 
Theorem 2.5. Let f be an (n, m)-Boolean function for some positive integers n, m. Then 
AB(f)3(n+m).(c(f)- 1)/4. 
Proof. Let X=(x1, . . . . x,} be the set of input variables off, and let YG X be such that 
c(f)=cr(f). Let S be a Boolean circuit computingf; and let S be laid out in a lattice 
rectangle of the dimension a x b. Without loss of generality we can assume that 
a 3 (n + m)/4 (at least (n + m)/4 input and output processors are laid on one of the two 
borders of length a). Using the algorithm introduced in the proof of Theorem 2.4 we 
can find a line dividing the lattice rectangle into two parts with the following 
properties: 
(1) the line is perpendicular to the side of length a; 
(2) the length of the line is at most b+ 1; 
(3) each part of the lattice rectangle involves between LI Y1/2 J and [I Y1/21 input 
vertices for variables from Y. 
Similarly, as in the proof of Theorem 2.4, we obtain b >c(f)- 1, i.e. 
AB(S)>a x b>(n+m).(c(f)-1)/4. 0 
Now we show that the new complexity measure of Boolean functions, c, can be used 
to obtain stronger lower bounds on the area complexity measures of Boolean 
functions than the original techniques from [9, 17, IS]. The highest-known lower 
bound on AB(f) for a specific Boolean function from (0, l}” to (0, l} is R(n3j2) due to 
Skalikova [18], and there is no nonlinear lower bound on the area complexity A. The 
proofs in [ 171 of higher lower bounds on MI(f) for (n, m)-Boolean functions essential- 
ly depend on the fact that there is a large number of output variables (m) and that all 
input and output vertices are laid out on the border of the circuits. Using the circuit 
communication complexity c of Boolean functions, we prove an SZ(n’) lower bound on 
A(f) for a specificf: (0, l}“+{O, l}. 
We define the Boolean function gn: (0, l}“-(0, l} for any n=8m, rn~N.. Let 
X= WuZuUu V be the set of input variables of f; W= {wl, . .., wZm}, 
Z={z,, . . . ,zZm},U={ul ,..., u,,)and V={vI ,... , Vet}. For an integer k and Boolean 
values d 1, ..,d2,,, such that dI+d2+...+d2,,,>k, let h,(dI, ...,d2m)=r, where r is the 
smallest number with the property Cl= 1 di 3 k (i.e. r is the position of the kth value 1 in 
the sequence of Boolean values d 1, . . . . d2,,,). Let, for a Boolean variable x, 5Z denote an 
actual Boolean value of x. 
where 
s=s(Er, . . . . dz,,CI, . . . . i52m)=min 
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The essential property of gn for the proof of the following theorem is that the values of 
variables in Uu Vdecide which values of variables in Wand 2 should be “compared” 
in order to compute the output value of gn. 
Theorem 2.6. c(g,,) 3 n/8 for any n = 8m, meN. 
Proof. Let Y= WuZsX. To prove Theorem 2.6, it suffices to prove that cY(gn)am. 
Let us prove this fact by contradiction. Let there be a Boolean circuit S computing 
g,,, and let there be a partition ~=(X,,X,)EP(X, Y) such that c(S,z)<m- 1. Since 
(X,,X,)eP(X, Y) for Y= WuZ, we can assume that 1 WnXLl >m and \ZnXRj3m. 
Let {Wi,, . . . . Wim} G WnX, and {zjl, . . ,zjm} sZnX,. Fixing the values of some 
variables we define a subset I of input values from {O, l}“. 
I={(Gi ,..., Gzrn,Z1 ,..., Zzm,iil ,..., u”2m,b1 ,..., E2m)~{0,1}nlfid=l if d~{ir ,..., i,}, 
else &=O; v”,=l if a~{j~,..., j,}, else GO=O; Gb=O for b${ir,...,i,}; z”,=O for 
e${j r, . . . . jm}; iGiV=ZjV for re{ 1, . . . . m}}. Clearly, ) I I =2” and g,(a)= 1 for each c(EI. 
Let, for any cz~{O, l}“, xLg{O, l}lxrl and QE{O, l} lXnl denote the parts of values from 
c( that correspond to the input variables from XL and XR, respectively. Let 7c_r(z,_, Q) 
denote the original input c(. In what follows, we use the following property of I. 
Proposition 2.1. For each c(, BEI, 2 # /3 implies that 
gn(~-l(~L,PR))=g”(~--(BL,~R))=O. 
Proof of Theorem 2.6 (conclusion). Since c(S, rc) = k < m - 1, we can divide S into two 
parts SL and SR by removing k edges. Without loss of generality we can assume that SR 
involves the output processor (node). For each input cr~l we can consider the 
commumcation c1c2...ck, for cj~{O, l}, which contains all bits going on the k edges 
from SL and SR and from SR to SL. Because the number of different communications of 
length k is at most 2k < 2”, there exist two distinct y, 6~1 with the same communication 
D=a 1 . ..Q. It can easily be seen that S has same communication D computing on 
inputs n- ’ (yL, 6,) and z- ’ (d,,y,). Since we can regard SR as a circuit with input 
~~(6~) and the communication bits flowing from SL to SR, the fact that SR computes 
1 for inputs y and 6 implies that S, must compute 1 for inputs z-l(YL,&) and 
n- ’ (6,, yR). Following Proposition 2.7 we have the contradiction. 0 
Corollary 2.8. A(g,) 3 n2/64 - n/4 and AB( g,,) 3 n2/32 - 7n/32 - l/4 for all n = 8m, 
meN. 
Now we show that the quadratic lower bound obtained in Corollary 2.8 is 
asymptotically optimal. 
Lemma 2.9. There exists a constant d such that 
AB(g,)<dn2. 
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Proof. We construct a Boolean circuit S computing f in the following way. Let 
S consists of components (small circuits) Kij and Dj, for i, je { 1,2, . . . ,2m}, which are 
connected as depicted in Fig. 2. The component D2,,, is the output component and the 
input processors are laid on the border of the circuit layout. The input values enter the 
circuit as depicted in Fig. 2. 
Each component Kij has 7 inputs ql,q2,q3,q4,q5,q6,q7 and 7 outputs 
p1,p2,p3,p4,p5,p6,p7 (see Fig. 3) that are defined as follows: 
pi=qi for i~{1,2,6,7}, 
Informally, Kij copies the values 41 =Zj, q2 = Uj, q3 = 1, q4 = 1, q5 = 1, q6 = ui, q7 = wi on 
the outputs pl, p2, p3, p4, ps, p6, p7, respectively, until the situation does not appear in 
which we have to compare the corresponding wi and zj. This situation appears iff 
l=qzzq3=q4=q6. In this case ps=(q1-q7)=(Zj-W;) and q3=q4=0. 
J. 
u1 
wl. 
I 
1 
u2 
w2 
I. ” I. z I. ’ v2 *2 
- - - 
- 
- - -- 
- - -- 
- K2,l K2,2 -’ 
- 
llil,ll 
-’ 
1 
I. 
IIlfk&‘- 
“2” K2n,l 
K2”,2 
W2n 
I. “2nZ2n 
I. 
1 
- 
Ol. 
- 
- 
i/ 
-- 
- 
- K2,2” O2 
- 
111 1 
. 
Tl-f 
K2”,2” O2ll 
c 
Fig. 2. 
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v. L. 
J J 
Fig. 3. 
The component Di, for i= 1,2, . , . , 2m, computes the conjunction of its inputs. 
It can be easily seen that S computes gn for n = 8m. Since each component Kij (Oi) 
can be realized by using a constant number of gates, the circuit S has B-area 
complexity of dn2 for a constant d. Cl 
One of the main challenges in complexity theory is to prove a nonlinear lower 
bound on the number of gates of Boolean circuits computing a specific Boolean 
function. Despite the fact that almost all Boolean functions of n variables require an 
exponential number of gates to be computed, nobody has proved a nonlinear lower 
bound for a specific function [ 14, 16, 211. 
We conjecture that the function gn can be a candidate for a nonlinear lower bound 
on the combinational complexity. We are able to compute gn with O(nlog, n) gates 
and we think that this upper bound is asymptotically optimal. 
Open problem 2.10. Prove or disprove that the Boolean function g. has nonlinear 
combinational complexity. 
Since any planar graph of m vertices can be laid out in a lattice of the area 
O(m(log, m)‘) [20] our Q(n2) lower bound on A(g,) implies the following nontrivial 
lower bound for planar Boolean circuits. 
Corollary 2.11. Each planar Boolean circuit computing gn has R(n’/(log, n)‘) gates. 
We note that the lower bound presented in Corollary 2.11 holds not only for the 
planar Boolean circuits investigated in the literature [21, 11, 12, 131. The planar 
circuit model used there has a restriction on the placement of the input vertices of the 
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planar layout of the given Boolean circuit, and our Q(n2/(log2 n)‘) lower bound holds 
for any placement of the input vertices. 
We have proved the first quadratic lower bound on the area complexity of a specific 
Boolean function in this section. Relating the communication complexity for Boolean 
circuits to the communication complexity for VLSI (as defined in [6]), we shall obtain 
several quadratic lower bounds on the area complexity of Boolean functions in the 
last section. Concluding this section we note that following Proposition 2.3, the 
problem of proving a higher-than-quadratic lower bound on the area complexity of 
Boolean functions is at least as hard as proving a nonlinear lower bound on the 
combinational complexity. 
3. Lower bounds on three-dimensional layout 
We use the communication complexity of Boolean functions to obtain lower 
bounds on the three-dimensional layout of Boolean functions in this section. 
Let G = (V, E) be a graph with the degree of vertices bounded by 6. We say that T, is 
an embedding of G in the three-dimensional attice iff each cube of the three-dimen- 
sional lattice has one of the following kinds of contents: 
(a) a vertex of the graph; 
(b) one broken line entering the cube through a wall and exiting through one of the 
neighbouring walls, 
(c) at most three lines, each entering in the cube in a direction that is perpendicular 
to the input directions of other lines, and exiting through the non-neighbouring wall 
to its input wall; 
(d) the empty content. 
The space complexity of T,, S( TG), is the volume of a minimal rectangular 
parallelepiped containing all nonempty squares of the three-dimensional lattice. The 
volume complexity of G, S(G)=min{S(TG) 1 TG is an embedding of G in the 3- 
dimensional lattice). The oolume complexity of a Boolean circuit R, S(R), is S(G), where 
G represents the topology of S. The volume complexity of an (n, m)-Boolean functionL 
S(f) = min {S(R) 1 R computes f }. Let SB(R), for a Boolean circuit R, with the graph 
representation G, be min {S( To) 1 TG is an embedding of G in the 3-dimensional lattice 
with the property that all input and output vertices are placed on the border of the 
layout}. We define the B-volume complexity of an (n,m)-Boolean function f as 
SB(f)=min{SB(R)j R computes f}. 
Since Skalikova [ 181 has proved that AB( f) d (SB( f ))3’2 and the proof shows also 
that A(f )<(S(f ))3’2, our Theorems 2.4 and 2.5 provide the following lower bounds. 
Proposition 3.1. S( f )> (c(f)- 1)4’3 and SB(f) >(n + m)213. (~(,f))“~/4 for any (n, m)- 
Boolean function, n, msN. 
Thus, we can directly obtain the first nonlinear lower bound on the volume 
complexity of a specific Boolean function. 
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Corollary 3.2. S(g,)ER(n4’3). 
In what follows, we prove a stronger connection between c(f) and S(f) (SB(f)). 
Theorem 3.3. Let f be an (n, m)-Boolean function for some positive integers n, m. Then 
(S(f)? a(c(f))3/8. 
Proof. Let X be the set of input variables offT and let YGX be such that c(f)=cy(f). 
Let R be a Boolean circuit laid out in a rectangular parallelepiped PR of the 
3-dimensional lattice. Let R computef: We shall show that (S(R))* a(~~(f))~/8. 
Let W of dimensions u x v, U, v 3 2, be an arbitrary wall of PR. It is easy to find 
a plane L with at most one stair (in the same way as the line with one single jog was 
found in Theorem 2.4 for the two-dimensional case) such that 
(i) L is parallel to W; 
(ii) theareaofLisatmostuv+u+v~(u+l)(v+l)d2uv(u+visforthepartofthe 
stair perpendicular to W); 
(iii) L divides PR into two parts with the property that at least LI Y1/2] input 
variables from Y enter each of these two parts. 
Consequently, 2uv 3 cy(f). 
Let PR have dimensions a x b x c. Since we have obtained this inequality for 
arbitrary sizes u, v of PR, we have 
(I) 2ab 3 +(f), 
(2) 2ac 3 c&7, 
(3) 2bc 3 cr(f), 
Multiplying expressions (1) (2) and (3), we obtain 
8(S(R))* 3 Sa*b*c* a(~~(f))~, 
which proves Theorem 3.3. 0 
Theorem 3.4. Let f be an (n, m)-Boolean function for some positive integers n, m. Then 
(sB(f))*~(n+m).(+(f))*/24. 
Proof. Let X be the set of input variables off; and let YG X be such that c( f )= cy( f ). 
Let R be a Boolean circuit computing fl and let R be laid out in a rectangular 
parallelepiped PR of the 3-dimensional lattice with all input and output vertices on the 
border of PR. 
Let the dimensions of PR be a, b, c, a 3 b>c. So, P, can have at most 
2ab +2ac+2bc<6ab input and output vertices on its walls, which implies 
(4) 6ab>n+m. 
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Obviously, (2) and (3) from the proof of Theorem 3.3 hold. Multiplying expressions 
(2), (3) and (4), we obtain 
24(SB(R))2>,24a2b2c2~(n+m)~(c,(f))2. 0 
Now, applying Theorem 3.3, we obtain a stronger lower bound on S(g,,) than the 
lower bound presented in Corollary 3.2. 
Corollary 3.5. S(g,)an312/64 for any n= 8m, rn~N. 
Note that there could be some Boolean functions for which Proposition 3.1 
provides stronger lower bounds on SB complexity than the lower bounds following 
from Theorem 3.4. Thus, we can write 
Concluding this section we formulate some directions for further research. 
Research problem 3.6. Try to find a lower bound technique on the complexity 
measure SB which generalizes the techniques from Proposition 3.1 and Theorem 3.4. 
Research problem 3.7. Either try to find a Boolean functionfwith a large difference 
between S(j) and SS(f) or prove that such a Boolean function does not exist. 
4. Relation between the communication complexity for Boolean circuits and the 
communication complexity for VLSI 
The communication complexity for VLSI was introduced by Yao [22], and by 
Papadimitriou et al. [ 151 as an abstract model of two communicating computers. This 
communication complexity provides direct lower bounds on the area complexity and 
the area time squared complexity of VLSI circuits (for the computing model of VLSI 
circuits see [3,7, 19,201). The original communication complexity for VLSI from [lS] 
had some unsuitable properties pointed by Aho et al. [l] and HromkoviE [6]. In this 
paper we consider the revised model for communication complexity from [l] whose 
formal definition was given in [6]. 
The reason why we consider the communication complexity for VLSI here is the 
following one. Several linear lower bounds on the communication complexity (for 
VLSI) were proved in [l, 6, 15, 203. We want to transfer these lower bounds to the 
communication complexity of Boolean circuits, and we shall achieve it by showing 
that the communication complexity (for VLSI) provides a direct lower bound on the 
circuit communication complexity. 
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Now we give the definition of the communication complexity from [6]. Note that 
the communication complexity is defined only for Boolean functions from (0, l}” to 
(0, l} (not for (n, m)-Boolean functions with m 2 2). 
Definition 4.1. Let h : (0, l}“+ (0, l} be a Boolean function of IZ variables x1, x2, . . . , x,, 
and let X={x1,x2, . . . . x,}. A protocol on n inputs from X is a triple Dn=(Z,q @), 
where 
(a) ZGX and IZI=r+s for some r,sEN, where s-ldrds. 
(b) 7~ is a partition of X= {xi, . . . . x,} into two disjoint sets S, and S,, such that 
IS,I=m, IS,,/=,+ for some m,kEN (m+k=n), IS,nZI=r and IS,,nZI=s. 
-- 
(c) @ is a function from (0, l}” x (0, 1, $)*u{O, l}” x (0, 1, S}* to (0, l}*u{O, l} with 
the following prefix-freeness property. For a given string c~(0, 1, $}*, and two different 
y, y'~(0, l}“( (0, l}“), @(y,c) is not a proper prefix of @(y’, c). 
A computation of D, on an input assignment x~(0, l}” is a string 
-- 
c=c~$c2$...$ck$ck+i, where k>,O, Cl, . . ..C.${O, I}*, Ck+lE{O, I}, such that, for each 
integer 1, 0 G 1 d k, we have 
(1) if I is odd, then c~+~=@(x,,c~$c~$... $cr$), where xi is the input x restricted to 
the set S,; 
(2) if I is even, then c~+~=@(x,,,c,$c~$... $c[$), where xi, is the input restricted to 
the set S,, (x=~-‘(x,,x~~)). 
We say that D, computes the Boolean function h: {O,l}“+{O, l} if, for each 
cr~{O, l>“, the computation of D, on cx is always finite and ends with i iff h(cr)= 1. In 
-- 
what follows, we say that a computation is accepting (unaccepting) if it ends with 1 (0). 
The length of a computation c is the total length of all messages in c (ignoring $‘s 
_ - 
and the final 0 (1)). The communication complexity ofDn = (Z, TC, @), cc(Z, T-C, @), is the 
maximum of the lengths over all computations of D,. 0 
Definition 4.2. Let h : (0, l}“+{O, l> b e a Boolean function with the set of input 
variables X. We let cc(h, Z) =min {cc(Z, rc, @} I the protocol (Z, rc, @) computes h} 
for any ZCX. We define the communication complexity of h as 
cc(h)=max(cc(h,Z)IZcXj. 0 
Informally, we can regard the communication complexity as the following abstrac- 
tion. Suppose a Boolean function h: (0, l}“+{O, l} must be recognized by two distinct 
computers. Each computer receives a part of the input bits (depending on rr and Z). 
cc(h,Z) is the minimum number of bits that has to be exchanged between the two 
computers in order to compute h, minimized over all partitions according to Z. 
Now, let us present the relation between c(h) and cc(h). 
Theorem 4.3. cc(h) <c(h) for any Boolean function h. 
Proof. Let h : {O,l}“+{O, l} f or a positive integer n, and let X = {xi, . . . , x,}. To prove 
cc(h)<c(h) it suffices to show that cc(h, Y)<c,(h) for any YcX. 
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So, let Y be a subset of X. Let S be such a Boolean circuit computing h that 
c,(h) = c~(S). Clearly, there is a partition rr = (X,, X,) of X according to Y such that by 
removing suitable cy(S)= c(S, rc) edges from S we divide S into two components S, and 
SK, so that SL comprises exactly the input vertices for input variables in X, and SR 
comprises exactly the input vertices for input variables in XR. 
We construct a protocol ( Y, rc, @} computing h by simulating the “communication” 
between SL and SR. Without loss of generality we can assume that SL computes the 
output value. Let the depth of S be d. Obviously, we can assign exactly one time unit 
&{l,..., d} to each edge of S. This time unit corresponds to the moment in which 
2 a Boolean value appears on the edge. Let vi,, ...) U:i,, u:,, ..., Dlj,, vii, ..., Uii2, 
2 
v:19 ...,v2j2, 
1 1 2 
...T odl, ...,udid, vdl, ...) Uijd be the c(S, rc) edges of S whose removal divides 
S into SL and SR, where uiI (v$) is one of ik (j,) edges transforming its Boolean value in 
the time unit k from S,_ (S,) to SR (S,). Now we can define @ as follows: for each 
x+(0, l}lxL1 and each x,+{O, l}IXnl 
~(X,,&)=U:l . ..U.i,, 
where a:, is the Boolean value flowing through u:, when x1 is the input of Sr; 
where ufm is the Boolean value flowing through v:, when xii is the input of S, and 
c~E@(z~,E) for a z~E{O, l}lx$ . . . . 
where u,!,, is the Boolean value flowing through u,‘, when x, is the input 
of Sr, c,E@(x,,E), c~E@(x,,c,$c~), . . . . c,_~E@(x,, c,$...%T_~), and c~E@(z,c~), . . . . 
~~_iE@(z,c~$...$c~_~) for a ZG{O,~)I~~I; . .. . 
- - 
@(x,,cl$...$C2d)=l (0) 
if S [S,] computes 1 (0) for an input rc- l (XI,XII), C2i+lE~(Xl,Cl$...$C2i) for all 
i~{0 ,..., d-l}, and cjE~(XII,c1$...$Cj_1) for all jc{l,..., 2d). 
Obviously, (Y, 7c, @) computes h and cc( Y, n, @) = c(S, rr), which completes the 
proof. 0 
As a consequence of Theorem 4.3, we obtain several quadratic lower bounds on the 
area complexity of distinct Boolean functions from linear lower bounds on the cc 
complexity proved in [ 1, 6, 15, 203. 
Concluding this paper we give two additional directions for further research. 
Research problem 4.4. We have proved that cc(h) d c(h) for any h, but we do not know 
how large the difference between cc(h) and c(h) can be for a Boolean function h. It 
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would be interesting to find a Boolean function f for which cc(f) differs essentially 
from c(f) or to prove that such a function f does not exist. 
Research problem 4.5. Try to find area(volume)-optimal Boolean circuits computing 
the Boolean functions with linear communication complexity presented in [l, 6, 15, 
203. The reason for doing this is that these functions are of practical importance (for 
example, string matching in [6]). Consider some of these functions as candidates for 
a nonlinear lower bound on combinational complexity. 
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